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Abstract 
This paper presents the design of low power high speed folded  Cascode amplifier with PMOS inputs. The 
design is carried out using LTSPICE tool in 180 nm CMOS technology.   
 
I.  Introduction 
The  main  aspects  of  folded  Cascode 
amplifier  design  are  high  DC  gain,  high  slew-rate, 
and  high  band  width.  The  chosen  topology  is  of 
PMOS input type and the bias circuit for the proper 
operation of the circuit is designed. The power supply 
here  is  constrained  to  ±1.65V  and  the  technology 
used is 180nm.  
 
Specifications of Folded Cascode Opamp: 
Parameter  Value 
Technology  180 nm 
Power supply  ± 1.65 V 
Gain  >50 dB 
Slew rate  150 V/µsec 
Unity gain bandwidth  150 MHz 
Phase margin  >60 degrees 
Power consumption  < 5 mW 
PSRR  >60 dB 
Offset voltage     - 
Table 1. Specifications of Folded Cascode op-amp 
 
II.  Proposed Topology 
Fig 1.Folded Cascode with PMOS inputs 
 
III. Design Calculations 
We know that, 
Ibias = SR x CL =150 x 10
6 x 10
-12 = 150 µA 
Transconductance,gm  =  2π x  GBW x CL   =  0.942 
m-S 
We know that, 
gm   =  2Kp 
W
L  Ibias      S 
Open loop voltage gain of folded cascode Opamp is 
given by 
    Av =(gm9.gm4.gm6)/{ID
2(gm4.λN
2+gm6.λP
2)} 
 
where,  gm9,  gm4,  gm6  are  the 
transconductance  of  the  transistors  M9,  M4,  M6 
respectively  and  λN  and  λP  are  the  channel  length 
parameters  of  NMOS  and  PMOS  respectively. 
Taking the complementarily between the M6 and M4, 
  gm6=gm4 
Now the gain expression becomes, 
      Av = gm9.gm4/ID
2(λN
2+λP
2) 
 
From  the  above  equation  calculate,  “W” 
which is found to be 17µm which is the size of input 
transistors. Similarly the second stage in the topology 
has the bias current of 150 µA from which we can 
calculate  the  remaining  aspect  ratios  of  all  MOS 
transistors.  
W9 = W10 = 17 µm 
W1 = W2 = W3 = W4 = 14 µm 
W5 = W6 = W7 = W8 = 5 µm 
W11 = W12 = 5 µm. 
 
Constructing the bias circuit of an Op-amp 
to provide the required bias current. Transistor trans-
conductance  is  the  most  important  parameters  in 
Opamp that must be stabilized. In general biasing of 
an Opamp is to ensure the  proper operation of the 
circuit.  
From the above circuit, writing KVL for the 
bottom loop in the bias circuit, 
Vgs19 = Vgs18 + ID18.RB   
And we know, Veff = Vgs - Vt 
Veff19 = Veff18 + ID18.RB  ;  (W/L)14 =(W/L)15    &     
ID18 = ID19  
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From the above expression it is to be noted 
that aspect ratios of M18 and M19 should never be 
the same. For the special case,  
 
W
L
 18  =  4 
W
L
 19 
Therefore,  gm19 = 1/RB 
So,  simply  the  trans-conductance  depends 
on  the  resistance  RB. Adjust  this  RB to  obtain  your 
required biasing current. 
Aspect ratios of the MOS transistors are as follows: 
W14 = W15 = W16 = W17 &  
 W18 = 4W19  
 
IV. Simulation results of  Folded Cascode 
Opamp 
 Gain and Phase plot 
 
Fig 2 Gain and Phase plots of Folded Cascode 
Opamp with biasing circuit 
 
Input Common Mode Range (ICMR): 
For  the  calculation  of  ICMR,  connect  the 
Opamp  in  feedback  and  apply  a  ramp  input  to  the 
non-inverting  terminal  and  perform  the  transient 
analysis, the output is plotted as shown in below fig  
 
 
Fig 3 Plot shows ICMR result of Folded Cascode 
Opamp 
 
From  the  above  graph,  the  common  mode 
input range is found to be -1.39V to 1.10V. 
 
Slew rate (SR): 
Slew  rate  of  an  Op  amp  is  defined  as  the 
maximum  rate  of  change  of  output  for  the  small 
change in input 
                        SR = [
dVo
dt ]max 
 
Generally SR is determined from the slope 
of output waveform during rise or fall of the output 
when the input is applied. So, we have a positive SR 
and a negative SR  
 
Fig 4 Positive Slew rate of Folded Cascode Opamp 
 
 
Fig 5.Negative Slew rate of Folded Cascode Opamp 
 
From  the  above  graph  it  is  inferred  that 
positive SR =  117 V/µsec 
And negative SR = -120 V/µsec 
 
V.  PSRR of a Folded Cascode Opamp: 
PSRR  performance  of  an  Opamp  can  be 
found  by  applying  a  small  sinusoidal  signal  to  the 
power supply  
     
  PSRR=20log(Vout/Vin) 
 
  The  following  fig.  shows  the  graph  of 
PSRR.  In  general,  this  value  should  be  as  high  as 
possible over a wide range of frequency. 
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Fig 6 PSRR of Folded Cascode Opamp 
 
Positive PSRR=77dB 
Negative PSRR=104 dB 
Power dissipation 
 
Fig 7Power dissipation of folded cascode op-amp 
 
VI. Summary of folded cascode op-amp 
Parameter  Value 
Gain  77 dB 
Phase Margin  63 degrees 
Unity  gain 
frequency(UGF) 
140 MHz 
Offset voltage  31 µv 
SR+  117 V/µs 
SR-  -120 V/µs 
PSRR+  77 dB 
PSRR-  104 dB 
ICMR  -1.39 V to 1.10V 
Power dissipation  3.39 mW 
Table 2 Summary of folded Cascode op-amp 
 
VII.  Conclusions 
In  this  thesis,  a  Low  power  high  speed 
folded Cascode op-amp capable of providing  high 
gain(77dB)  and High speed with more stable(Phase 
margin=63)  is designed in LTSPICE with 180nm 
CMOS technology. Simulation results are observed 
that circuit dissipates very low power. 
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